Skip to content
Snippets Groups Projects
  1. Mar 28, 2022
  2. Mar 26, 2022
  3. Mar 19, 2022
  4. Mar 18, 2022
  5. Mar 16, 2022
  6. Mar 15, 2022
    • Yichao Yu's avatar
      Make sure all the relocations are filled in for partially cloned target (#44262) · 294a50ca
      Yichao Yu authored
      We collect the relocations (i.e. the GOT slots that is used in the code) for each target
      in `tgt.relocs`. Needing a relocation, however, does not imply that the function is cloned
      for this target within the group (It does mean that at least one target
      in the group has it cloned). The previous version would miss the relocation in this case.
      
      This was triggerred with the following cloning situation
      
          caller: clone_1
          callee: clone_1, clone_1.clone_3
      
      Since caller.clone_1 may call either callee.clone_1 or callee.clone_1.clone_3 a relocation
      for callee will be used and is required to be initialized.
      In addition to target 1, target 2 (and in fact target 3) within group 1
      will also use caller.clone_1. However, since callee isn't cloned for target 2
      the previous version wouldn't have saved this slot in the relocation array.
      
      (cherry picked from commit 76fc0671)
      294a50ca
    • Aditya Puranik's avatar
    • Mosè Giordano's avatar
      [CPUID] Add ISA entries for A64FX and M1 (#44194) · 2822b595
      Mosè Giordano authored
      * [CPUID] Rework how current ISA is determined
      
      * [CPUID] Add ISA entry for A64FX
      
      * [CPUID] Add ISA entry for Apple Silicon M1
      
      * [CPUID] Simplify collection of full set of features for architecture
      
      * [CPUID] Remove AES from A64FX ISA, not all chips appear to have it
      
      (cherry picked from commit f45b6adb)
      2822b595
  7. Feb 24, 2022
  8. Feb 23, 2022
  9. Feb 19, 2022
  10. Jan 20, 2022
  11. Jan 10, 2022
Loading